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This technical memorandum deals with develop-
ment of simulation equations for first- and second-
order digital phase-locked loops. In addition,
examples of loop simulation are given to deter-
mine loop performance with respect to several
loop parameters.
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I. CONCLUSIONS
A difference equation has been derived that describes the performance of a
digital phase-locked loop of order one or two. A computer program has been written
that simulates the difference equation and hence simulates the DPLL itself. Using this
simulation program, the performance characteristics of the DPLL for an input signal
corrupted by noise with respect to several loop parameters were determined. In
I
	
	
particular, the steady-state phase error as a function of signal-to-noise ratio for a
constant phase input and the mean time-to-lock for a initial phase offset have been
determined by means of this simulation program.
II. INTRODUCTION
The lack of suitable mathematical models for digital phase-locked loops of
order higher than one makes it necessary to evaluate such loops solely by means of
simulation. Two notable derivations by Reddy and Gupta 111 and Gill and Gup ta [21
of simulation models have appeared in the literature recently that describe the simulation
of first-and second-order digital phase-locked loops of a somewhat general configuration.
The purpose of this paper is to apply the results of [1] and 121 to a particular DPLL configuration.
Slight changes to the material referenced will be required to accommodate the particular DPLL
configuration considered here; therefore, the simulation equations used in this paper will
be derived in detail. 	 I
In Section IV these simulation equations will be applied to various loops to
determine the effects of the several loop parameters upon the output phase. Specifically,
the steady-state phase error and the mean time-to-4ock for various Loops will be examined.
Ill.	 SIMULATION EQUATIONS
I	 The DPLL used in the simulation is given in Figure 1 . For this loop, the input
c;
	
	 is sampled by the phase detector at the positive-going zero crossing of the reference
clock. The output of the phase detector is quantized to plus or minus one depending on
the sign of the sample. Sampling in this manner, the phase difference between the reference
clock and the input signal is essentially reduced to a determination of phase lead or lag
of the reference clock with respect to the input. The two forward paths represent a filter
for the output of the phase detector in the sense that they alter the detector outputs to
create a signal suitable for adjustment of the reference clock phase.
i
Operation of the loop can best be described by considering the special case in
which the noise is assumed to be zero. The input signal then is
s(t)'= sinw t0
I
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Let the reference clock be quantized to n distinct phase states so that the reference clock
can be described by
k
A sin [w t+A{
c	 o
+n(t)
Finure 1. Second-Order DPLL.
!M
r(t) = sin (wot - 2, - N +n)	 i = 1,2,...N
assume that initially the reference clock is given by
r(t) = sin (coot - rr - )
the reference clock then lags the input by
2N n Radians.
The relative phase of the two signals is depicted in Figure 2. Since the input is sampled
at the positive going zero crossing of the reference clock, from figure 2, the first sample 	 3
is positive in sign and the output of the phase detector is +1. For the forward path of
Figure 1 containing the A 1 block, this +1 output is multiplied by the value A 1 radians.
The phase detector outputsare also summed in the other forward path, multiplied by the
constant A 2, and then passed through the nonlinearity. For the case considered here, 	 1
after the first sample is taken the value at the output of the nonlinearity is A 2 radians.
The signal Y(k) is then used to alter the phase of the reference clock by
r
A 1 + A2 Rad.
before the next sample is taken. Obviously, A 1 and A2 must be related to the
quantization of the loop. if at the second sample, the reference clock still lags the 	 I
input the reference clock phase will be increased by
a
A 1 + 2 *A2
	 Rod. i
This continues unti l the i th sample, at which time the reference clock phase leads the
F	 input signal phase and the phase is altered by
A l+ A2 I x(i)
i=1
Finally as the loop achieves lock, the value of the output of the nonlinearity is less`
than or equal to A 2 for all successive samples.
Following the derivation of (2), the kth sample occurs at time t(k) and the time
between samples is
l	 T(k) = t(k) - t(k-1) 	 (1)
{E	
-;	 Since the output of the.. phase detector occurs only at the times t (k), then X(k) is
I
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X(k) = sgn { Ac sin [wot +8 (t(k)) ] + n [t(k) ] }
	 (2)
Also, let the kth sample interval be given by
T(k) = T -Y(k)	 (3)
where T is the period of the input signal. Then the actual time of the k th sample is
k
t(k)_ . £ T(k)
=1
k
kT - i I Y(i)	 (4)
and the kth phase detector output is
k- 1
X(k) = sgn { Acsin [ 8 (t(k))-° ^ I Y (i) ] + n [t(k) ] } 	 (5)
If the phase error is defined as
k-1
0[t(k)] = 8 [t(k)] - u E Y(i)	 (6)0.
then
4)(k+1) O(k) = 8(k+1) - 0(k) - wo(( k)	 (7)
where
	
	
18 [t(k)] = 6(k) and 4) [t(k)] _ O(k)
But Y(k) is defined as
Y(k) A X(k) + f { A , E X(i) }
	 (8)	 jl	 2 i=0
so that Equation (7) can be written as
N(k+l) - O(k) 8(k+1) - 8(k) - wo A sgn [ O(k) + n(k) ]
_k
- cjof { A2 i I sgn [(±' j+n(i)] }	 (9)	 I
^
This final equation then provides a means of simvloting the phase error of the loop, and
hence the phase output o. the loop, for any func; ion of phase input.'
-4-
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IV. DPLL SIMULATION
Using Equation (9), the DPLL of Figure 1 was simulated via a computer program
to determine the characteristics of the DPLL for a signal plus wideband Gaussian noise
input. In particular, the steady-state phase error was determined for a constant input
phase of zero radians and the mean time-to-lock for an initial phase offset were deter-
mined. The programs used for the simulation may be found in the Appendix.
Figures 3, 4, and 5 give the steady-state phase error response for different loop
constants. In Figure 3, the reference clock phase was quantized to 32 distinct values
while the constants Al and A2 were both set to 21x/128 radians, where 128 is the number
of distinct loop states. The value of Al (the nonlinearity) was varied to values of 0, A2
and 2*02. For the case of Al = 0, the loop was acting as a first-order loop only, while
for A1 = /A2 and 2*02, the loop is capable of second-order phase updating. From Figure 3,
it is apparent that for signal-to-noise ratios less than 20 dB that significant steady-state error
is introduced by the second-order updating of the loop. For signal-to-noise ratios higher
than 20 dB, the performance of the loop in terms of s}^ady-state error is essentially the same
for all three values of Al. The limiting value of the steady-state phase error for signal-to-
noise ratios higher than 20 dB is a function of the number of quantized values of the loop
output phase. As the signal-to-noise ratio decreases below -40 dB, the loop output error
approaches that as would be found with a uniform phase distribution regardless of the value
of A1. Figure 4 is a similar plot except that Q1 and A2 have been set to 27r/256. radians.
Comparison of Figures 3 and 4 reveals that for corresponding values of Al and SNR, the
steady-state phase error given in Figure 4 wi I I be 'less than or equal to that given in Figure
3. This is caused by the smaller values used for Al and A2 in the case given in Figure 4
which essentially indicates that the phase detector outputs are filtered more for this case.
Figure 5 gives the steady-state phase error for a loop in which the output phase is quantized
to 64 distinct values and the constants Al and A2 are set to 2,r/512 radians. Notice that
in this case, for signal-to-noise ratios above 20 dB the steady-state error approaches a value
one-half that of `Figures 3 and 4 and is less than that obtained for Figures 2 and 3 for all
corresponding values of Al and SNR.
	
a
The mean time -to-lock for the DPLL's considered above were also determined for
	 j
a signal-to-noise ratio of 30 dB to check the settling time of the Loops. In Figure 6, the
mean time-to-Lock is given for the same loop constants as were used in Figure 3. Notice
that for small values of initial phase error that the second-order loop with Al = 2 actually
takes longer to lock than for the other two cases. This is caused by the maximum value
building up in the summation block of the second-order forward path and requiring
additional samples to settle out. This same_ characteristic is seen in Figure 7 where
the loop constants are the same as used in Figure 4. In Figure 8, the mean time-to-
lock for a-loop quantized to 64 phase states is given,
-5-
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Figure 4.
	 Standard Deviation of Steady-State Phase Output.
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Figure 7. DPLL Transient Response.
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M = 8, N = 64,A1 = A 2 0.0122
SNR = 20 dB.
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APPENDI>
A.	 Steady-State Error Program
1-.:?
DIMENSION TOT(64) l
DATA NSC 1:_D Y PI Y S T D Y'T DT/ 137 Y;3.:141:;9265 r 0. r 64*0. /
INTEGER ST ATE
k '; W R I TIC: V Y :100 )
:100 1= ORMAT (1X Y ' ENT'C:• R M •-REGISTER LENGTH')
RE:.AD(0101) (M)
101 FORMAT Q5 )
. WRITEi:(0:102)
102 1= ORMAT (1X Y ' E::NT'ER N•-REGISTER LENGTH')
I"EA1C1(`'iY10:1) (N) "	 r
MN I!*N
W R ITE(6p6)
6 P"ORMAT (;I, X Y 'EN'T'ER	 SNR	 IN DB'
R	 AD('5Y104) (SN F2)(,a ::- rfQR T (2 .) *:1,0. ** (SNR/2 0.) ..
Il WI'\ITE(6 Y 103
! 10 3 FORMA T (1 x Y ' I::NT ER	 W *D E::L,1') ORIGINAL, PAGE IS
T URF AD (0 104) (WDI: L I) A POOR QUALITY(
104 FORMAT (F 10 . U )
WRITI°: 0 a.O5)
105 i° ORMAT (I X Y `EN'TEE	 W*DE1..2' )
READ (5 Y l0 4) (WTaEL..2 )
WRITE	 (6p7)
"/' FORMIT(I X& ENTER MAX 2ND ORDER EFFECT')
F:E AD(0104) (Aa )
P117;:::1.*PI/MN
K=PH:I:/ (M*WDE::LI )I:: HIf2=P:I:/ N
:f,F(F:HI.L:.T.0)	 PHIQ:-,,_•PI:/N
:I:F"(K.GT'.0) 	 P1°LIQ PI/N+K*.>..*PI/N
:I:F(K.I:,,T.0)	 I°'FT:E(1=-PI/N+2.*K*PI/N
TEMP 2=0.
TI	 (T'F:_MF';,?.1 0.0.) 	 (:O	 TO	 5
• T t aMP 2 -^ABB (r EMP2) /TE,.MP
DO 10 1=01000000 
_CALL GAU` S (NS	 I D Y l• Y 0. Y V)
TEMP =A*SIN (1"'H I Q) ,F,V
IL (TEMF'.I_TQ.0.-)	 GO	 TO	 20
TIM	 = AB	 ('T 1 MP) /TEMF' 1
20 T I MI	 >	 T'F MF 2 4'TE MF
I	 (T I MC 2. G T o A 	 )	 TEMP	 =A 1, k	 I
'.I I	 (T EMI	 2.1	 T_. •-A I)	 TI	 M I 	:'	 A.I. l
I:: 111 ,.,,PHI ... WliELI* TEMP	 Weil- L2* TE"` P
IF(F'HiI.GT'.F'a')	 f FII:-T'HI-2.*P:C
IF(PHI:.L.,T.	 '1'':I'.)	 F'I • I=PHI'I2o*Pl:
I.	 I H l/ (M*WDEI._:I) I
F II	 Q	 I'T/N
' I	 (K*BT.0)	 I HIQ i l:/N•42,*K*1 f./N
' Il" (IC.1	 T .0)	 I H] t	 ••	 P I/N+2. *K*I I/N 1
TL_ Mi' 1=(PI•d.lQ+Pl)/( 2.*PI/N)+Oo5:1.
a Tli	 ,TD+ (I'I"IIQ) **M>
STATE	 TCM	 I ,
TOT(STATE)=TOT(STATE)+:L
I F ( MOD (I Y :10000) . NE.. 0) 	 GO TO	 10
P. i	 1
S T DO=SQF T (,". TD/Rl )
WRIT . E:( 6 y i) (:I:YSTJCS )
_ I F O MAT (l X Y ' NU . OF	 LT'ERATION a = , Y ` 6 p 5 X & PHASE OUTPUT STD DEV -'
1 YE1.'.-4)
1.0 CONTINUE
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STOP
END
SUBROUTINE GAUSS(IX,S,AM,V)
A=O,
DO 50 I=1,12
CALL RANDU(IX,IY,Y)
IX=IY
50 A=AfY
V=(A-6^)*SfAM
RETURN
END
SUBROUTINE RANDU(IX,IY,YFL)
IY=IX*65539
IF(IY) 5,6,6
5 Iy=IYf2147483647f1
6 YFL=IY
YFL=YFL*0,465681E-9
RETURN
END	 '
`
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.B.	 Transi ent
	
C	 1ST AND 2ND ORDER DPLL SIMULATION
DATA NSEED,PI/137,3^14159265/
DIMENSION TOT(64)
INTEGER STATE
NSEED=139
WRITE(6p8)
8 FORMAT(1X,'ENT[R M-REGISTER LENGTH')	 Op —`
READ(5,3)(M)	 --^^xn
WRITE(6p9)
	
ALITy
9 FORMAT(1X,'ENTER N-REGISTER LENGTH')
READ(5,3)(N)
3 FORMAT(I5)
MN=M*N
WRITE(6y6)
6 FORMAT(1X,/ENTER SNR IN DB')
READ(5,2)(SNR)
 2 FORMAT(F5^0)
A=SQRT(2^)*10^**(SNR/20^)
WDEL1=2^*PI/MN
*PI/MNWDEL2=2i `	 ^|	
_	
WRITE (60)! 7 FORMAT(1X,'ENTER MAX 2ND ORDER EFFECT')
READ(02)(A1)
/ WRITE(8,201)(M,N)
201 FORMAT(/1',' M-REGISTER LENGTH=',I3,5X,'N-REGISTER LENGTH=' 	 .
i.	 I4)
WRITE(8,202)(WDEL1,WDEL2)
202 FORMAT(1X,/W*DEL1=',E12^4,5X,'W*DEL2=',E12,4)
	 '!|	 `'
	 WRITE(8,2O3)(	 R,A1),	 '	
^^203 FORMAT(1X,'SNR=',F6 ^ 0,5X,'2ND ORDER MAX=',F5 ^ 0)	 '»
PHIM=pI/N
`	 NN=N/2-1
DO 200 MM=1,16
VAR=0~|	 '	 ' 
	
.	 RMEAN=O°
i^	 DO 1OO JJ=1,2OO
!	 '	 PHI=PHIM
PHII=PHI|
	
	
`
K=PAI/(M*WDFL1)
pHIQ=PI/N	 .
i	 IF(PHI^LT.0) PMIQ=-PI/N'
IF( ^ GT ^ ) PH7Q=PI/NfK*2.*pI/N
IF(K~LT~O) PHIQ=_PI/Nf2,*K*PIyN
-i	 TEMP2=0
	
'	 '	 ^[ ^
	
'	
^
IF(TEMP2^ EQ ^ 0 ^ ) GO TO 5
^TE V 2= ABS ( TEMP2)/TEMP2^
'	
5 DO 10 I=1,1000000
CAL	 N E[	 O\	 `	 ^TEMP^A*GIN(pHIQ)fV!	 ` 	  ][F	 .O. GO TO 2O(	 '	 ^ —' --	 'TE	 S(TEMP)/TEMP
^	 20 TE	 P2f EMP
^	 \	 ^	
M'	 ^ 
IF(TEMP2,GT.A1 ) TEMP2` A1
!	 '	 '	 IF(TEM ^ LT ^ -Ai) TEMP2=-A1^
	
	
^PHI = PHI-W[^^L1*TEMP_WDEL2*TEMP2'	
` 
^	 HI.GE^-PI/MN) SO TOIF(A1°EQ,O°O^AND°PH °L^,PI/MN.AND,P 	 -
-16-
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,
K=pHI/(M*WDEL1)
PHIQ=PI/N
IF(PHI ^ LT ° 0,) PHIQ=-PI/N
IF(K ^ GT ^ O) PHIQ=PI/Nf2~*K*PI/N
IF(K ^ LT.0) PHIQ=-PI/Nf2^*K*PI/N
10 CONTINUE
11 VAR=VARfI**2
WRITE(6,4)(I)
4 FORMAT(1X,I5)
RMEAN=RMEANfI
100 CONTINUE
RMEAN=(RMEAN/200^)
VAR=(VAR/200,)-RMEAN**2
WRITE(8P13)
13 FORMAT(1X,//,'MEAN NO°OF SAMPLES TO LOCK (200 TRIALS>^)
WRITE(8,14)(PHIM)
14 FORMAT(1X,'PHIM=',F5~1 ' ' RAD')
WRITE(8,15)(RMEAN,VAR)
15 FORMAT(1X,'SAMPLES=',E11 ^ 3,' WITH A VAR OF',E11,3)
200 PHIM=PHIMf2,*PI/N
STOP
END
SUBROUTINE GAUSS(IXvS°AM,V)
A=O.
DO 50 I=012
CALL RANDU(IX,IY,Y)
' IX=IY
50 A=AfY
V=(A-6+)*SfAM
RETURN
END
SUBROUTINE RANDU(IX,IY,YFL)
IY=IX*65539
IF(IY) 5,6,6
5 IY=IYf2147483647f1
6 YFL=IY ^
	
`
YFL=YFL*O^465661E-9
RETURN 	 '	 ^
END	 `
